Library

Single silicon-on-insulator (SOI) wafer accelerometer fabrication

US Patent 8,057,690

November 15, 2011

Methods for creating at least one micro-electromechanical (MEMS) structure in a silicon-on-insulator (SOI) wafer. The SOI wafer with an extra layer of oxide is etched according to a predefined pattern. A layer of oxide is deposited over exposed surfaces. An etchant selectively removes the oxide to expose the SOI wafer substrate. A portion of the SOI substrate under at least one MEMS structure is removed, thereby releasing the MEMS structure to be used in the formation of an accelerometer.

filed in: Recently Obtained Patents

Our attorneys regularly produce substantive memoranda and news, addressing legal advancements in Trademarks, Intellectual Property, Patents and Litigation.

subscribe to this feed